Semiconducting carbon nanotubes\textsuperscript{1,4} and nanowires\textsuperscript{a} are potential alternatives to planar metal-oxide-semiconductor field-effect transistors (MOSFETS)\textsuperscript{4} owing, for example, to their unique electronic structure and reduced carrier scattering caused by one-dimensional quantum confinement effects\textsuperscript{15}. Studies have demonstrated long carrier mean free paths at room temperature in both carbon nanotubes\textsuperscript{16} and Ge/Si core/shell nanowires\textsuperscript{2}. In the case of carbon nanotube FETs, devices have been fabricated that work close to the ballistic limit\textsuperscript{4}. Applications of high-performance carbon nanotube FETs have been hindered, however, by difficulties in producing uniform semiconducting nanotubes, a factor not limiting nanowires, which have been prepared with reproducible electronic properties in high yield as required for large-scale integrated systems\textsuperscript{3,9,10}. Yet whether nanowire field-effect transistors (NWFTs) can indeed outperform their planar counterparts is still unclear\textsuperscript{4}. Here we report studies on Ge/Si core/shell nanowire heterostructures configured as FETs using high-$\kappa$ dielectrics in a top-gate geometry. The clean one-dimensional hole-gas in the Ge/Si nanowire heterostructures\textsuperscript{1} and enhanced gate coupling with high-$\kappa$ dielectrics give high-performance FETs with values of the scaled transconductance ($3.3 \text{ mS}\mu\text{m}^{-1}$) and on-current ($2.1 \text{ mA}\mu\text{m}^{-1}$) that are three to four times greater than state-of-the-art MOSFETs and are the highest obtained on NWFTs. Furthermore, comparison of the intrinsic switching delay, $\tau = CV/I$, which represents a key metric for device applications\textsuperscript{4,11}, shows that the performance of Ge/Si NWFTs is comparable to similar length carbon nanotube FETs and substantially exceeds the length-dependent scaling of planar silicon MOSFETs.

Silicon\textsuperscript{9,10,12} and germanium\textsuperscript{13,14} nanowires have been the focus of recent studies of one-dimensional (1D) FETs. However, metal contacts to single-component nanowires generally produce Schottky barriers that limit device performance\textsuperscript{15}, and moreover, scattering from charged dopants can also reduce the intrinsic mobility of these nanowire devices\textsuperscript{15}. In contrast, we have recently demonstrated transparent contacts and low-bias ballistic transport\textsuperscript{7} in undoped Ge/Si core/shell nanowire heterostructures (Fig. 1a, b), with an estimated scattering mean free path of $\sim 500 \text{ nm}$. The 1D sub-band spacing in the typical 15-nm core Ge/Si nanowires determined through both experimental measurements and theoretical calculations\textsuperscript{2} is $\sim 25 \text{ meV}$, and thus at room temperature several sub-bands may participate in NWFT transport. While the Ge/Si nanowire devices will not be strictly 1D, the limited number of conduction channels and clean material structure can benefit performance through, for example, a reduction in scattering. To explore the potential of Ge/Si nanowire heterostructures as high-performance FETs we have fabricated (see Methods) devices using thin HfO$_2$ or ZrO$_2$ high-$\kappa$ dielectrics and metal top gate electrodes (Fig. 1c, d). Cross-sectional transmission electron microscopy (TEM) images (Fig. 1e) show that both the high-$\kappa$ and metal top gate conform to the approximately circular cross-section of the nanowire, and also verify the Ge/Si core/shell structure. The conformal top gate structure approaches an ideal cylindrical gate geometry, and together with the high-$\kappa$ dielectrics produces a much more efficient gate response than previous studies using lower-$\kappa$ SiO$_2$ dielectric and planar back gates\textsuperscript{12,14}. Typical output and transfer characteristics recorded from a Ge/Si device fabricated in this way with a channel length, $L = 1 \mu\text{m}$ and a total diameter of 18 nm (device A) are shown in Fig. 2a, b. The family of $I_d-V_{ds}$ curves (Fig. 2a) show that the drain current $I_d$ first increases then saturates with increasingly negative drain voltage, similar to a conventional long channel MOSFET\textsuperscript{11}. These data also show that $I_d$ increases as the gate voltage $V_g$ decreases from 1 to $-2 \text{ V}$, and thus that the device is a $p$-type depletion-mode FET. This $p$-type FET behaviour is expected from the band diagram in Fig. 1b, where the Fermi level lies below the Ge valence band edge in the absence of a gate. The $I_d-V_g$ transfer curve recorded for the drain bias voltage
exhibits a maximum drain current $I_{d\text{(max)}}$ of 35 $\mu$A at $V_g = -2$ V. We note these values of $g_m$ and $I_{d\text{(max)}}$ substantially exceed the best performance reported to date in single semiconductor NWFETs $^{11,14}$.

The on current $I_{on}$ for a FET device is usually determined at $V_g = V_d = V_{dd}$, where $V_{dd}$ is the power supply voltage and equals 1 V in our case. Following conventions in planar devices, we define on and off currents as the values measured at $V_g(\text{on}) = V_T - 0.7$ V and $V_g(\text{off}) = V_T + 0.3$ V, so that 30% of the $V_g$ swing above the threshold voltage $V_T$ is applied to turn the device off, while the remaining 70% sets the operation range of the on state (Fig. 2b).

Similar methods have been proposed in benchmarking carbon nanotube FET devices $^{4,11}$. From Fig. 2b, we obtain $I_{on} = 14$ $\mu$A for this 1-µm-long device. Significantly, the scaled values of $g_m$ and $I_{on}$ for 1.4 mA µm$^{-1}$ and 0.78 mA µm$^{-1}$, using the total nanowire diameter as the device width, already exceed the values of 0.8 mA µm$^{-1}$ and 0.71 mA µm$^{-1}$ recently reported in much shorter, sub-100-nm silicon p-MOSFETs employing high-$\kappa$ dielectrics $^{18}$.

In addition, we have prepared and studied a large number of Ge/Si NWFET devices with $L$ varying from 1 µm to 190 nm; essentially all of these devices exhibited high-performance behaviour and testify to the reproducibility of both the Ge/Si nanowires and contacts to this material. Representative data obtained from a $L = 190$ nm device (device B), which should exhibit larger $g_m$ and $I_d$ values owing to reduced channel resistance, are shown in Fig. 2c. These data yield $g_m = 60$ $\mu$S, $I_{on} = 37$ $\mu$A ($V_g = 1$ V), and $I_{d\text{(max)}} = 91$ $\mu$A, and correspond to scaled values of $g_m$ and $I_{on}$ of 3.3 mA µm$^{-1}$ and 2.1 mA µm$^{-1}$, respectively. Notably, these values are more than twice that achieved in the longer channel device and are 3–4 times greater than state-of-the-art Si p-MOSFETs $^{18}$. The geometric gate capacitance per unit area in our NWFETs, 44 $\text{fF} \mu$m$^{-2}$ (Methods), is only 29% larger than the 34 $\text{fF} \mu$m$^{-2}$ in these Si p-MOSFETs $^{18}$. Therefore the large gain in $g_m$ and $I_{on}$ cannot be accounted for by an increase in gate capacitance alone. Moreover, the hole mobility for this Ge/Si NWFET, 730 cm$^2$ V$^{-1}$ s$^{-1}$, extracted at the linear region ($[V_g] = 10$ mV) from the peak $g_m = 3$ $\mu$S at $[V_g - V_T] = 0.13$ V using the charge control model, represents an improvement of more than a factor of ten over that of the Si p-MOSFET with HHO$^2$ gate dielectric (50–60 cm$^2$ V$^{-1}$ s$^{-1}$) $^{18}$, and also is more than twice the reported low-field mobility of Ge and strained SiGe heterostructure PMOS devices $^{15,20}$. Improved mobility is observed for NWFETs with channel lengths from 0.19 to 1 µm (Supplementary Fig. S1), with an average of 640 cm$^2$ V$^{-1}$ s$^{-1}$. These improvements over planar device structures thus verify the performance benefit due to the quasi-1D transport in clean Ge/Si heterostructure nanowires.

The subthreshold region of the $I_{ds}$–$V_{gs}$ data was also analysed and yields values of the slope, $S = -[d(\log_{10}I_{ds})/dV_{gs}]^{-1}$, of 105 and 100 mV per decade for the $L = 1$ µm and 190 nm NWFETs, respectively, for $V_{ds} = -1$ V (Fig. 2b, c). Similar values of $S$ were obtained from $I_{ds}$–$V_{gs}$ data recorded on both devices using $V_{ds}$ from -0.01 to $-1$ V, which indicate the absence of significant short-channel effects $^{11}$ for devices down to at least $L = 190$ nm and excellent $V_T$ control of the channel potential over the competing effect of drain-induced barrier lowering at larger biases $^{11}$.

In general, an FET with a small $S$ is essential for modern logic circuits as it reduces the off state current and minimizes static power dissipation. The value of $S$ can be estimated $^{11}$ by $2.3$ $\text{K}T/\eta\alpha$, where $T$ is temperature and $\alpha$ is the gate-coupling factor, which yields a room temperature minimum ($S = 1$) of 60 mV per decade. The values of $S$ determined for the $L = 1$ µm and 190 nm Ge/Si NWFETs are superior to the best value (140 mV per decade) reported previously $^{9}$ for NWFETs but still larger than the theoretical minimum. The non-ideal gate coupling ($\alpha < 1$), which yields this larger $S$ value, is probably due to a finite trap state density at the nanowire/high-$\kappa$ interface $^{11}$. Optimization of the high-$\kappa$ deposition process during fabrication or growth of a cylindrical high-$\kappa$ shell on the Ge/Si nanowire before fabrication should yield improved interface quality and enable us to approach ideal subthreshold behaviour in the future in these NWFETs.

Figure 2 | Characteristics of high-performance Ge/Si NWFET. a, $I_d$–$V_{ds}$ data for device A ($L = 1$ $\mu$m, 4 nm HfO$^2$ dielectric) with $V_g = -2$ to 2 V in 0.25 V steps from top to bottom. b, $I_d$–$V_{gs}$ for device A with blue, red, and green data points corresponding to $V_{ds}$ values of $-1, -0.5$ and $-0.01$ V, respectively. The leakage current through the gate electrode ($I_d$) is $<10^{-10}$ A, which excludes $I_d$ as source of increase in $I_d$ at $V_g > -0.5$ V. Inset, linear scale plot of $I_d$ versus $V_g$ measured at $V_{ds} = -1$ V. The blue-shaded area defines the 1 V gate voltage window described in the text, where $V_T$ was determined from the intercept of the tangent of maximum slope (linear transconductance) region of the $I_d$–$V_g$ curve $^{11}$. c, $I_d$–$V_{gs}$ data for device B ($L = 190$ nm, 4 nm HfO$^2$ dielectric) with blue, red and green data points corresponding to $V_{ds}$ values of $-1, -0.1$ and $-0.01$ V, respectively. Inset, linear scale plot of $I_d$ versus $V_g$ measured at $V_{ds} = -1$ V.
An important benchmark of transistor performance is the intrinsic delay, \( \tau = CV/dI \), where \( C \) is the gate capacitance, \( V \) is the drain voltage, and \( I \) is the current. As defined, \( \tau \) represents the fundamental RC (where \( R \) is the device resistance and \( C \) is the capacitance) delay of the device and provides a frequency limit for transistor operation that is relatively insensitive to gate dielectrics and device width, and thus represents a good parameter for comparing different types of devices\(^3\). The calculated intrinsic delays are 57 and 4 ps for devices A and B in Fig. 2, respectively, where \( C \) was determined by numerical simulation (Methods). A summary of the results from seven Ge/Si NWFTs versus the intrinsic delay and the corresponding scaling for Si MOSFETs (Fig. 3a) highlights several key points. First, the data show clear speed advantage at a given \( L \) for the Ge/Si NWFTs versus Si p-MOSFETs. For example, the intrinsic delay for a 190 nm Si planar device is larger than 10 ps, about three times longer than our device B. Second, the delay time for the 190 nm Ge/Si device is about the same as that of similar-length CNTFET devices\(^3\). Last, length scaling of \( \tau \) is more favorable for our Ge/Si NWFTs than Si MOSFETs (that is, slope of \( \sim 1.5 \) versus \( \sim 1.1 \)). We attribute this important difference to a suppression of scattering in the quasi-1D quantum confined Ge/Si nanowires versus MOSFETs\(^2\), although additional studies will be needed to support this idea.

To capture the off state leakage current property, we used a method described by ref. 17 studied the \( C\) versus \( I_{dd} \), and defined the intrinsic delay of the device. The \( I_{on} \) versus \( I_{off} \) data for devices A and B (Fig. 3b) shows the trade-off between high speed and small leakage. The smallest \( \tau \) is observed at the largest \( I_{on} \), although this corresponds to a minimum on/off ratio. As the on/off ratio increases \( \tau \) also increases, until the on/off ratio reaches a maximum limited by ambipolar conduction (see below). The arrows correspond to the intrinsic delay values obtained from the 70–30% criteria used to define \( I_{on} \) in the benchmark plot in Fig. 3a, and show that the \( I_{on} \) for devices A and B are 100 and 580, respectively. On/off ratios for the rest of the devices in Fig. 3a all lie within this range. The on/off ratio is expected to reach \( 10^{12} \)–\( 10^{13} \) as the subthreshold slope is improved to the ideal value of 60 mV per decade. Studies of strained SiGe planar devices show that subthreshold slopes of 66–70 mV per decade are achievable\(^2\), although we note that the on/off ratio of \( 10^2 \) may already meet a lower practical limit for certain high-performance applications\(^2\).

The above Ge/Si NWFTs are depletion-mode devices with threshold voltages \( V_T > 0 \), and require \( V_{th} > V_T \) to be turned off. However, enhancement-mode FETs with \( V_T < 0 \), which are off for \( V_T = 0 \), are technologically more desirable because they consume less static power. In addition and as discussed above, obtaining the optimal device operation depends critically on the full control of the threshold voltage. We have exploited the top gated structure (Fig. 1c) to tune \( V_T \) through variations in the gate metal work function. Comparison of \( I_{dd} \) data recorded using Au and Al metal gates (Fig. 4a) clearly shows a change from depletion mode, \( V_T = +0.65 \) V, to enhancement mode \( V_T = -0.65 \) V, while other key device parameters remain the same. Measurements made on 68 NWFTs yield average threshold values of \( 0.53 \pm 0.17 \) V.
A thin high-and Si shell thickness of 1.7 nm, and normally exhibit with experiments on CNTFETs with similar gate structures [27], that it will be possible to tune $V_g$ for specific applications simply through a choice of top gate metal with specific work function in fabrication.

The Ge/Si NWFETs also exhibit an increase in $I_d$ when $V_g$ is increased to larger positive values (for example, Fig. 2) owing to conduction by electron carriers (versus holes). Similar ambipolar conduction has been observed in high-performance CNTFETs with metal contacts [28-29], and is deleterious for applications since it reduces the window of operation and increases the minimum off-state current. To address this issue we characterized devices with asymmetrical partial gates (Fig. 4b).

Data recorded from a NWFET with bias voltage applied to contact 1 (proximal to the gate) and holding contact 2 at ground (Fig. 4c), $V_{ds} = V_{ds}$, show ambipolar conduction like the fully gated device in Fig. 2. Significantly, switching the source and drain electrodes ($V_{ds} = V_{s}$) dramatically suppresses the ambipolar current from 300 to 0.8 nA at $V_{ds} = -1$ V (Fig. 4d). These results can be explained by the corresponding band diagrams (insets, Fig. 4c, d). In the first case, electron injection at the drain increases with increasing $V_g$ and ultimately dominates the current, while in the second, the ungated region near contact 2 acts as a thick barrier to electron transport and suppresses electron current even at large downward bending of the conduction band.

Importantly, the reduction in ambipolar current using this device structure does not limit other key NWFET characteristics. The on state conductance and transconductance (Fig. 4e) show no degradation compared to fully gated devices with similar dimensions (for example, Fig. 4a), and $S$ (Fig. 4d) shows little $V_{ds}$ dependence, indicating excellent gate control [31]. These observations contrast with experiments on CNTFETs with similar gate structures [27], which may have been limited by the presence of Schottky barriers at the CNT contacts. Such limitations do not exist for Ge/Si NWFETs, which do not have contact barriers, and thus the asymmetrical gate structure can yield unipolar NWFETs without sacrificing performance.

In summary, we have demonstrated top-gated Ge/Si NWFET heterostructures with high-$\kappa$ dielectrics that exhibit scaled transconductance and on-current values of 3.3 mS $\mu$m$^{-1}$ and 2.1 mA $\mu$m$^{-1}$, respectively, which are three to four times greater than those for state-of-the-art MOSFETs. In addition, the Ge/Si NWFET hole mobility, 730 cm$^2$ V$^{-1}$ s$^{-1}$, is more than a factor of ten greater than the Si $p$-MOSFET with HfO$_2$ gate dielectric [28] and more than twice that of Ge and strained SiGe heterostructure PMOS devices [28-29]. These values, together with the demonstrated control over threshold voltage and ambipolar behaviour, suggest substantial promise of Ge/Si NWFETs, although further performance improvements at the single device level should also be possible through optimization of gate coupling and size scaling [28]. Looking to the future, the ability to prepare high-performance Ge/Si NWFETs in close to 100% yield, which represents a distinct advantage over similar performance CNTs, and assemble nanowires en masse in addressable arrays could open up advances and applications in several areas, including high-frequency electronics on plastic and glass substrates [28], higher-sensitivity nanosensors [28], and possibly extending the roadmap for high-performance logic.

**METHODS**

Fabrication and measurement of Ge/Si NWFET devices. The growth of epitaxial core/shell Ge/Si nanowires and fabrication of Ni-contacted NWFETs are described elsewhere. Nanowires have an average core diameter of 14.6 nm and Si shell thickness of 1.7 nm, and normally exhibit $E<10^2$ growth direction. A thin high-$\kappa$ dielectric layer was deposited on the devices using the atomic layer deposition (ALD) process. 30 cycles for HfO$_2$ deposition and 50 cycles for ZrO$_2$ were used at 110°C with each cycle consisting of 1 s water vapour pulse, 5 s N$_2$ purge, 3 s precursor, and 5 s N$_2$ purge. Tetraakis(dimethylamino) hafnium (Hf(N(CH$_3$)$_2$)$_4$) and tetraakis(dimethylamino) zirconium were used as precursors. Electron beam lithography was used to define the top gate, followed by thermal evaporation of either Cr/Au (5 nm/50 nm) or Al (50 nm). The devices were measured at room temperature in vacuum ($P < 10^{-4}$ torr) with a probe station (TTP-4, Desert Cryogenics).

**Cross-sectional TEM sample preparation.** Dry-transfer from the growth substrate was used to deposit aligned nanowire arrays with inter-nanowire spacings of several micrometres on a Si/SiO$_2$ wafer. The wafer was then coated with a thin film of ZrO$_2$ high-$\kappa$ dielectric and Au metal as described above. Cross-sectional TEM samples were prepared by cutting the wafer into thin slices, followed by mechanical polishing and further thinning by ion milling. TEM images were taken by a JEOL 1010F high-resolution microscope.

**Calculation of mobility and intrinsic delay $C_{inv}$.** The gate capacitance, $C_g$, was calculated using numerical simulations on nanowire devices with a Ge core diameter of 14.6 nm and a Si shell thickness of 1.7 nm; these parameters were determined for devices using cross-sectional TEM measurements. The thickness for HfO$_2$ ($\kappa = 23$) and ZrO$_2$ ($\kappa = 20$) are 4 and 7 nm, respectively. Assuming the top gate conformally covers the top half of the nanowire as indicated by the cross-sectional TEM image, we obtained the gate capacitances per unit length of $C_g = 800 \mu$F cm$^{-1}$ (HfO$_2$) and 580 \mu$F cm$^{-1}$ (ZrO$_2$) from two-dimensional electrostatic simulations (Quickfield, Tera Analysis, Denmark). When scaled using the total diameter of the nanowire, we obtained gate capacitances per unit area of 44 and 32 $\mu$F cm$^{-2}$ for the HfO$_2$ and ZrO$_2$ dielectrics used, respectively. We note that the calculation tends to overestimate the gate coupling capacitance because it does not include the effect of quantum capacitance from the finite density of states in the 1D Ge channel [28], and does not consider the formation of intrinsic silicon oxide layer that tends to reduce the $\kappa$ value. Mobility is calculated from low-bias $g_{m,bs}$ based on the charge control model: $\mu = \frac{g_{m,bs}}{C}$, where $L$ is device gate length. Supplementary Fig. S1 shows a linear relationship between the inverse transconductance and the channel length for three different devices, consistent with this model. For the intrinsic delay $C_{inv} = \frac{1}{2\mu V_{dd}}$, $V = V_{dd} = 1$ is the power supply voltage for both the V$^+$ swing and saturation bias.

Received 11 October 2005; accepted 10 April 2006.


© 2006 Nature Publishing Group

Supplementary Information is linked to the online version of the paper at www.nature.com/nature.

Acknowledgements We thank C. Y. Wen for help with cross-sectional TEM study and M. Radosavljevic for discussions. C.M.L. acknowledges support of this work by the Defense Advanced Projects Research Agency and Intel.

Author Contributions J.X., W.L., Y.H., Y.W. and H.Y. performed the experiments. J.X. and W.L. performed data analyses. J.X., W.L. and C.M.L. designed the experiments, discussed the interpretation of results and co-wrote the paper.

Author Information Reprints and permissions information is available at npg.nature.com/reprintsandpermissions. The authors declare no competing financial interests. Correspondence and requests for materials should be addressed to C.M.L. (cml@cmliris.harvard.edu).